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Abstract. A new class of active filters, real active-only 
filters, is described and possible implementation issues of 
these filters are discussed. To remedy these issues, a fully-
differential active-only integrator block built around 
current controlled current conveyors is presented. The 
integration frequency of the proposed circuit is adjustable 
over a wide frequency range. As an application, a real 
active-only filter based on the classical two-integrator loop 
topology is presented and designed. The feasibility of this 
filter in a 0.35 μm CMOS process is verified through 
SPECTRE simulation program in the CADENCE design 
tool. 
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1. Introduction 
Although there is a considerable amount of design 
experience available in the field of traditional active-R 
filter design [1], [2], the lack of electronic tuning possi-
bility of these filters, which is an important drawback in 
their IC realizations, stimulated the researchers to focus on 
a new family of filters known as active-only filters [3]-[8]. 
These circuits are conventionally built using two active 
elements, opamp and OTA, the former being used to gen-
erate filter poles/zeros as in the case of conventional active-
R filters, while the latter is used to ensure the tuning of the 
filter parameters. This added feature makes active-only 
circuits attractive compared to conventional active-R filters 
when these circuits are to be integrated on chip. 
However, in active-only filters, other restrictions due 
to use of opamps, such as slew-rate limitations remain 
unsolved [9]. Furthermore, to realize filter coefficients, the 
active-only filters incorporate voltage scaling blocks 
composed of OTAs, which insert additional high 
impedance nodes to the circuit topology. Due to the 
parasitic capacitances at these high-impedance nodes, 
additional poles occur in the filter feedback and feed-
forward paths, which degrade filter function characteristics. 
Moreover, the poles/zeros of the active-only filters [1]-[8] 
are realized using the compensation capacitor of the 
opamp, which is actually an external capacitor, thus the 
chip area occupied by these filter is large. In brief, this 
class of active-only circuits should not be considered as 
“real” active-only filters, but rather they are “pseudo” 
active-only filters that suffer from the same limitations as 
the classical opamp-RC filters, i.e. poor slew-rate perfor-
mance, limited high-frequency range and large occupied 
chip area. 
In this paper, in order to tackle these problems, 
a “real” active-only integrator and a “real” active-only filter 
based on this integrator are presented. The integrator pole 
comes from the intrinsic capacitances and resistances of 
a current controlled current conveyor (CCCII) [10], 
although the active element could be replaced with any 
transconductance amplifiers offering electronically tunable 
parameter. 
This type of filters offers two obvious advantages 
over the conventional active-R filters: i) The filter is free 
from slew-rate limitation, hence offers better high-
frequency performance compared to the conventional 
active-only filters which employ opamps. ii) The removal 
of external capacitors significantly reduces the chip area 
occupied by the filter.  
However, this approach also entails some practical 
implementation issues: i) the time constants turn out to be 
very large, making the filter design challenging at 
relatively lower frequencies, ii) some of the intrinsic 
capacitances due to involved active devices suffer from 
large tolerances, iii) some of the intrinsic capacitances are 
nonlinear. 
In order to address these issues, we considered and 
discussed possible circuit design techniques, which, in turn, 
have lead us to a new active-only integrator capable of 
operating at high-frequencies and providing electronically 
adjustable time constant with wide tuning range. 
The integration frequency of the proposed integrator 
is determined by the intrinsic x-terminal resistance and z-
terminal capacitor of a current controlled current conveyor 
(CCCII), the multiplication factor of a capacitance 
multiplier and the loss factor of a voltage divider. To il-
lustrate the usefulness of the proposed integrator, a second-
order filter based on the well-known two-integrator loop 
filter topology is considered and simulation results using 
SPECTRE in the CADENCE design tool verifying the 
proper operation of the circuit are provided. 
The authors of this paper have recently proposed 
another real active-only integrator in [11]. However, the 
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integrator presented herein is superior since it utilizes an 
embedded capacitance multiplier subcircuit [12] which 
allows a very wide tuning range. Moreover, it operates in 
fully-differential mode; hence it enjoys all the advantages 
of differential mode of operation unlike the previous circuit 
in [11]. 
2. Design Considerations of the Real 
Active-only Integrator 
In Fig. 1, a typical lossless integrator, widely used as 
the main building block of many filters is shown. In this 
circuit, the active device is a CCCII which is connected as 
a basic voltage to current converter [10].  
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Fig. 1. A typical lossless integrator. 
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Fig. 2. Fully differential active-only integrator block. 
Considering the following constitutive equation of CCCII 
[10], 
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it can be easily deduced that CCCII used in the lossless 
integrator operates as a basic transconductance amplifier. 
The integrator’s time constant of this sample circuit is 
determined by the ratio of the equivalent capacitor seen 
into the z-terminal of the CCCII, i.e. (Cint +cp) and the 
voltage to current conversion of the active device, which is 
the inverse of the CCCII’s x-terminal parasitic resistance, 
rx. For the standard CMOS CCCII realization in [13], rx is 
an electronically controllable parameter through a biasing 
current I0.  
It may first seem straightforward to derive a real 
active-only integrator, i.e. an integrator without any 
external capacitor, from this circuit, by simply removing 
the external capacitor Cint, in which case the integration 
frequency, is given by 	int = 1/rxcp. This circuit, in 
differential-mode, is given in Fig. 2. Note that the equiv-
alent capacitors cp’s consist of the parallel combination of 
the z-terminal intrinsic capacitors of the CCCIIs and the 
input capacitance of the voltage buffers at the circuit 
outputs. However, the real active-only integrator thus 
obtained turns out to offer limited high-frequency perfor-
mance when 	int assumes very large values, i.e. when its 
value is comparable with the undesired high-frequency 
poles of the CCCIIs and the voltage buffers. This is 
unfortunately the case for practical component values, due 
to very small value of the parasitic capacitor, cp. It is, 
therefore, inevitable to lower the value of 	int, in order to 
reduce the effects of these undesired high-frequency poles.  
The high-frequency limitation mentioned above could 
be alleviated to some extend by deliberately increasing the 
value of cp, by using very large transistors at the input stage 
of the following voltage buffer. However, the design of the 
circuit in this direction increases the chip area occupied by 
the circuit. 
It should be also noted that any attempt to decrease 
the value of 	int with the intent to increase the value of rx is 
impractical, since this fact usually requires decreasing the 
biasing currents of the CCCII, which, in turn, causes the 
undesired high-frequency poles decreased as well. 
On the other hand, the low frequency performance of 
the integrator is limited due to the finite output impedance 
of the CCCII. In the low-frequency operating region, the 
circuit operates as a lossy integrator, characterized by the 
following transfer function: 
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where g0 is the nonzero output conductance of the CCCII. 
Note that due to the nonideal output conductance, a low-
frequency pole at 1/r0cp appears. For the proper operation 
of the integrator, the integration frequency should be 
sufficiently larger than this low-frequency pole. 
From the above discussion, it can be concluded that 
for the proper operation of the integrator in Fig. 2, the 
undesired high-frequency and low-frequency poles should 
be sufficiently apart from the integration frequency of the 
circuit. 
Considering all these remarks, we propose two circuit 
design techniques for a proper design of the active-only 
integrator: 
(i) The output voltage buffer with unity gain is replaced 
with a buffered voltage divider providing a scaling factor 
smaller than unity. In this case, the transfer function of the 
integrator is given by  
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where Kv<1 is the nonnegative scaling factor of the voltage 
divider which can also be made electronically adjustable by 
using a proper design. Note that in this case, the integration 
frequency becomes Kv/rxcp and its value is decreased, while 
the undesired low-frequency pole due to nonzero output 
conductance of CCCII remains the same. This may reduce 
the low-frequency performance of the integrator. 
(ii) If a properly designed capacitance multiplier is 
embedded to the integrator, the value of cp can be further 
increased, in which case the integrator’s transfer function is 
given by: 
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where Kc is the capacitance multiplication parameter, the 
value of which is greater than unity. 
The conceptual circuit of capacitance multiplier [12] 
which consists of one voltage amplifier and one current 
amplifier is shown in Fig. 3a. Routine analysis of this 
circuit yields the following driving-point impedance 
function: 
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which shows that when the product A1.A2 is kept larger than 
unity, the circuit operates as a capacitance multiplier. 
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Fig. 3. a) Conceptual circuit for the capacitance multiplier 
[12]. b) Possible implementation using CCIIs. 
This conceptual circuit can readily be implemented 
using the second-generation current conveyor (CCII)-based 
circuit in Fig. 3b. In this realization, we have A1 = 1, 
A2 = Kc, thus the equivalent capacitance becomes 
Ceq = cp .Kc. Note that the dependent current source shown 
in this figure can be easily realized using a slightly 
modified CCII which provides a current gain of Kc, rather 
than unity. 
It should be noted that this design technique is more 
appealing in the sense that both the integration frequency, 
	int and the low-frequency pole decrease of the same 
amount. Thus, the low-frequency performance of the inte-
grator is not degraded unlike the previous technique. 
(iii) Finally, for the proper design of the integrator, it is 
highly desirable that the integration frequency is adjustable 
within a large range, in order to compensate the deviation 
due to process variations.  
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Fig. 4. a) The proposed fully-differential real active-only 
integrator. b) The CMOS circuit of the CCCIIs/CCIIs. 
c) Realization of the buffered voltage divider. 
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3. The Real Active-only Integrator 
The real active-only integrator derived from the 
circuit in Fig. 2 according to the suggested modifications is 
shown in Fig. 4a. In this circuit, the additional cross-
coupled current conveyors operate as capacitance multi-
pliers. The detailed circuit of the involved CCIIs/CCCIIs 
and the buffered voltage divider are given in Figs. 4b and 
4c, respectively. 
 
 
Transistor 
labels 
Transistor dimensions 
 CCCII CCII voltage divider 
M1 42/0.4 depends on KC  
M2 42/0.4 12/0.4  
M3-M4 15/0.4 40/0.4  
M5-M6 35/0.4 100/0.4  
M7 15/0.4 depends on KC  
M8 15/0.4 15/0.4  
Mb1   140/1.2 
Mb2-Mb6   10/1 
Mb7-Mb9   20/1 
Tab. 1. Dimensions of the MOS devices in Figs. 4b and 4c  
(Mb1-Mb9 are NMOS transistors). 
 
Note that CCIIs are realized from the same MOS 
circuitry as the CCCIIs, where the value of rx is 
deliberately kept very low by choosing its biasing current 
sufficiently large compared to those of other CCCIIs in the 
circuit. Moreover, CCIIs used in the capacitive multipli-
cation subcircuit are slightly modified current conveyors, 
where the current transfers between their x- to z-terminal 
currents are greater than unity, say equal to Kc, unlike 
conventional current conveyors where the current gain is 
unity. This current gain can be easily realized in the CMOS 
circuit in Fig. 4b by simply keeping the ratio of the 
transistors’ dimensions at the output current mirrors (that is 
M1, M2 and M7, M8) equal to Kc. The CCIIs designed in 
this way sense the currents of the intrinsic capacitors at the 
input terminals of the buffers and feedback to the output 
terminal of CCCIIs after multiplying the capacitive 
multiplication parameter, Kc. In this case, it is easy to 
verify that the circuit fulfills the same function of the 
capacitance multiplier in Fig. 3 and the impedance appear-
ing at the z-terminal of the CCCIIs becomes Kc.cp. 
Assuming that active devices are ideal, routine 
analysis of the circuit leads to the following transfer 
function: 
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where Kv is the scaling factor of the voltage divider, Kc is 
the capacitance multiplication parameter and rx is the x-
terminal intrinsic resistance of the CMOS CCCII. For the 
CMOS circuit in Fig. 4b, rx is given by: 
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where I0 is the biasing current of CCCII and βn(p) is the 
transconductance parameter and is defined as  
βn(p) = μn(p) Cox (W/L)n(p).  
Therefore, rx is an electronically adjustable parameter 
via the biasing current, I0. On the other hand, the circuit in 
Fig. 4c used to realize the voltage divider provides a 
scaling factor always less than unity. The value of this 
factor can be adjusted by changing the values of the digital 
word composed of the logical inputs, {a0 a1 a2 a3 …}, 
which in turn control the positions of the switches. The 
circuit in Fig. 4c is depicted such that all the control inputs, 
ai’s are set to one. Routine analysis of this circuit shows 
that the value of the conversion factor, Kv is determined 
according to the following expression: 
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where n is the number of stage of the voltage divider. 
Therefore, in our design, the third design technique 
mentioned in Section 2 is met, since Kv and rx are both 
electronically adjustable parameters and the ratio Kv/rx, and 
hence the integration frequency can be adjusted within 
a sufficiently large range. 
The real-active only integrator also offers the 
following vital features for its proper operation:  
(i) CCCII is designed to provide a very good high-
frequency performance. For this purpose, the sizes of the 
MOS transistors CCCII are chosen as small as possible, at 
the cost of having decreased accuracy. 
(ii) Buffered voltage divider in Fig. 4c is designed such 
that the equivalent capacitances, cp’s are as large as 
possible. To this end, the size of the transistor Mb1 at the 
input stage of the buffer is chosen very large. On the other 
hand, it is seen from Fig. 4c that the input capacitance is 
dominated by the gate-source capacitance of the MOSFET 
transistors which can be considered linear as long as the 
transistor remains in saturation region. In this way, the 
input capacitance of the buffered voltage divider which is 
highly linear, becomes much more dominant than the z-
terminal parasitic capacitances of the CCCIIs. 
Finally, since the integration frequency of the 
proposed integrator depends on the value of a parasitic 
capacitor, cp, it may be claimed that the circuit may be 
largely susceptible to random deviations in the process 
variations. However, after performing Monte-Carlo 
simulations of the proposed real active-only integrator 
designed in AMS 0.35 μm CMOS process, the standard 
deviation of its integration frequency is found to be almost 
the same as the standard deviation of a conventional two-
stage opamp’s unity-gain bandwidth. Note that active-only 
filters in [3]-[8] rely upon the unity-gain bandwidths of the 
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involved opamps created using an externally connected 
compensation capacitor. Therefore, the proposed integrator 
is not more susceptible to process variations due to the use 
of a parasitic capacitor rather than the use of an external 
capacitor. The details of these simulation results are given 
in a recent paper [11]. 
3.1 Characteristics of the Main Building 
Blocks 
In this subsection, we have derived the main 
characteristics of the basic building blocks used in the real 
active-only integrator. The CCCII and CCII are imple-
mented using the classical translinear topology in Fig. 4b 
and designed in AMS 0.35μm CMOS process. The circuits 
are powered with a single 3.3V DC, the aspect ratio of the 
MOSFETs are chosen as given in Tab. 1. The biasing 
current, I0 is set to I0 = 5μA, which corresponds to 
rx ≈ 2 k, for the CCCII and I0 = 100 μA for the CCII. Note 
that the capacitance multiplication parameter Kc is set to 
the desired value, by appropriately choosing the aspect 
ratios of the transistors, M1 and M8. The voltage divider is 
designed as a four-stage block (n = 4) with a scaling factor 
of Kv = 0.5 by setting a3 = 1, a2 = 0, a1 = 0, and a0 = 0. 
First, in order to determine the dynamic range 
limitations of the CCCII, we have derived large signal 
voltage transfer characteristic from y- to x-terminals of this 
element. The simulation results obtained for three different 
biasing currents (I0 = 5 μA, I0 = 10 μA and I0 = 20 μA), and 
are given in Fig. 5. From these characteristics, it can be 
deduced that the voltage transfer between y- to x- terminals 
remains close to the ideal case for an input signal range of 
0.5 V, regardless of the value of the biasing current, I0. 
Owing to the differential-mode operation of the integrator 
circuit, this range corresponds to a large-signal operation 
range of 1 V. 
We have also derived the frequency dependency of 
the nonideal voltage gain between y- and x-terminals 
voltages. Simulations were performed for a biasing current 
of I0 = 5 μA and the results are shown in Fig. 6. It follows 
from this characteristic, that in the frequency range of 
interest, the nonideal voltage gain can be modeled by 
a single pole model of the following form: 
  
similar to the common approach in the literature [14]. In 
this model, A=1-i is the DC gain error, pi is the high-
frequency pole. From the magnitude characteristic in 
Fig. 6, the parasitic high-frequency pole is determined as 
900 MHz, while A is 0.99. It should be also noted that the 
characteristics in Fig. 6 remains the same regardless of the 
value of the biasing currrent, I0. 
We have also derived high-frequency limitations of 
nonideal current gain between x- and z-terminal currents of 
the CCCII. The resulting frequency characteristic shown in 
 
Fig. 5. Large signal characteristic of the y-to x-terminal 
voltage transfer of the CCCII for ix = 0. 
 
Fig. 6. Frequency dependency of the nonideal voltage gain 
between y- to x-terminal voltages. 
 
Fig. 7. Frequency dependency of CCCII current transfer 
between x- to z-terminal currents. 
Fig. 7 conforms well to the single-pole model within the 
frequency range of interest. From these results, it is seen 
that the nonideal current gain suffers from a high frequency 
pole, which is at approximately 610 MHz for I0 = 40 μA. 
Note that this pole is significantly smaller than the pole of 
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Fig. 8. The variation of the CCCII intrinsic resistance rx with 
respect to biasing current I0. 
 
Fig. 9. The dependency of the gain of the voltage divider to 
the control word {a3 a2 a1 a0}.  
the nonideal voltage gain of the CCCII+. As seen from 
these simulation results, the high frequency pole tends to 
increase for larger values of the biasing current, I0. 
As the final step for characterizing CCCII, we derived 
the dependency of the intrinsic resistance rx to the biasing 
current I0. Although we have the closed-form expression in 
(7) modeling this dependency, we have also provided the 
characteristic in Fig. 8 which illustrate this dependency. 
From these results, the wide-range controllability of the 
intrinsic resistance rx with the biasing current I0 over a wide 
range is verified. Note that the model in (7) is valid for 
mid-biasing current levels, while at low current levels, the 
square-root dependency of the conductance, rx-1 in (7) tends 
to a linear dependency. 
After specifying all the main characteristics of the 
CCCII, we have also studied the characteristics of the 
buffered voltage divider in Fig. 4c. For this purpose, we 
have derived the dependency of the scaling factor, Kv to the 
digital word {a3 a2 a1 a0} for n = 4. Aspect ratios of the 
 
 
Fig. 10. The large signal voltage transfer of the buffered 
voltage divider. 
 
Fig. 11. Frequency dependency of the scaling factor of the 
buffered voltage divider. 
transistors used in the circuit are as given in Tab. 1. The 
results of the simulation are shown in Fig. 9. Note that the 
discrepancies between the ideal and simulated curves stem 
mainly from the gain of the source follower built around 
transistor Mb1 in Fig. 4c, which is lower than unity. 
We have also studied large signal behavior of the 
buffered voltage divider. The circuit is designed with 
a scaling factor of Kv = 0.5 by setting the binary control 
number as a3 = 1, a2 = 0, a1 = 0, and a0 = 0, and its large 
signal input-output transfer characteristic is derived. From 
this characteristic given in Fig. 10, it is seen that voltage 
divider operates well with an input signal range of 0.7 V. 
As the final step of the voltage divider characterization, 
we have derived its frequency characteristic when the 
scaling factor was Kv = 0.5. The scaling factor is plotted in 
Fig. 11. It follows from these results that, although the 
circuit suffer from high-frequency parasitic poles, these 
poles appear at much higher frequencies compared to the 
undesired pole of the CCCII+ nonideal current gain. 
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Finally, we tried to identify the effects of several 
underlying nonlinear mechanisms that cause distortion at 
the circuit output.  
In analog circuit design, it is a common practice to 
use differential circuit design technique to improve the 
THD performance of circuits [15]. This advantage becomes 
more apparent if even order harmonics are dominant in the 
circuit. For this purpose we first consider a simple CCCII-
based transconductance stage, similar to the subcircuit that 
drives the capacitors in Fig. 1. Note that the main 
nonlinearity that affects the performance of this simple 
voltage-to-current converter is the intrinsic rx resistance, 
which, in turn, is a nonlinear element. Since rx is basically 
the resistance seen into the source terminal of a MOS 
transistor and the characteristic of a MOS transistor obeys 
square-law model, this intrinsic resistance creates even-
order harmonics. Therefore, in this voltage-to-current 
converter, even order harmonics are dominant. Both the 
single-ended and differential versions of this circuit are 
simulated for different biasing current values and variations 
of the THD at the output currents with respect to input 
signal amplitude are shown in Fig 12. Indeed, we have 
verified trough simulations that in single-ended mode, the 
second harmonic of the output signal is much larger (34 
times larger, to be precise) than the third harmonic. These 
results justify the usefulness of the differential-mode 
operation to obtain acceptable THD performance at the 
output.  
We have also studied the effect of the buffered 
voltage divider to the output signal distortion. For this 
purpose, the circuit in Fig. 4c is driven by a sinusoidal 
signal and THD at the output signal is measured. From the 
simulation results given in Fig. 13, it is seen that buffered 
voltage divider is a highly linear circuit. 
3.2 The Main Non-idealities and Simulation 
Results of the Proposed Integrator 
After considering the main frequency dependent non-
idealities of the current conveyors and the voltage divider 
of the circuits in Fig. 4c, a more accurate model for the 
transfer function of the proposed integrator is given by: 
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where g0 is the parasitic z-terminal conductance of the 
CCCII, rx and Kv are electronically adjustable parameters 
defined in (7) and (8), α(s) and β(s) are respectively the 
frequency dependent current and voltage gains of the 
current conveyors which are assumed to be equal for both 
CCCII and CCII. Finally, γ(s) is the frequency dependent 
gain of the buffered voltage divider circuit in Fig. 4c. As 
discussed in Section 3.1, all the active non-idealities of 
current conveyors can be modeled by a single pole model 
and the bandwidth of the non-ideal current transfer 
function, α(s) is smaller than those of β(s) and γ(s). 
 
 
Fig. 12. Output THD of a CCCII-based transconductance block 
(input signal frequency were 25 MHz). 
 
Fig. 13. Output THD of the buffered voltage divider (input 
signal frequency were 25 MHz). 
Therefore, the transfer function in (9) can be 
simplified further by assuming that β(s) and γ(s) are 
constant and α(s) behaves according to the following single 
pole model in the frequency range of interest: 
  
where A = 1-i for the CCCII, A = Kc(1-i) for the CCII. 
Substitution of this model into (9) yields the following non-
ideal transfer function: 
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From this expression, it is seen that due to the 
frequency dependent non-idealities of CCCIIs, the value of 
the equivalent capacitor, therefore the integration 
frequency is slightly changed. Note that this effect is not 
crucial, owing to the electronically controllability feature of 
the integration frequency. 
In order to verify the feasibility of the above 
presented real active-only integrator, we have simulated the 
circuit and studied its performance. The basic blocks are 
designed and simulated as explained in Section 3.1. 
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In Fig. 14, simulation results obtained for two 
different values of Kc are given. It is seen that by changing 
the capacitor multiplication parameter, from Kc = 1 to 
Kc = 20, the value of the integration frequency changes 
from 37 MHz to 1.8 MHz. These results show that using 
the proposed integrator, the integration can be made 
adjustable over a very wide frequency range, i.e. well over 
one decade in this example. 
The wide adjustability feature of the integration frequency 
can be illustrated alternatively using the simulation results 
shown in Fig. 15a and 15b, where the variations of the 
integration frequency via biasing current and capacitance 
multiplication factor are shown.  
Finally, we have measured the power dissipation of the 
integrator as 3.1 mW.  
4. Design of a Real Active Only Filter 
In this section, in order to illustrate the usefulness of 
the proposed active-only integrator, the full-differential 
active-only filter in Fig. 16 is considered (only one half of 
the circuit is shown for the sake of simplicity). The circuit 
is of the classical two-integrator loop configuration and 
employs two of the proposed active-only integrators 
presented in Section 3 and two CCCIIs connected as simple 
voltage-to-current converters which form the filter 
feedback loops. 
It is easy to verify by routine analysis that the circuit 
realizes the following transfer functions: 
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where 
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Therefore, the circuit is capable of generating second-
order lowpass and bandpass responses simultaneously. It is 
important to note that both the filter pole-frequency and 
pole-quality factor can be controlled electronically via the 
parameters Kv1, Kv2, rx2, rx3, rx4, and the quality factor can 
be electronically adjusted independently from the pole 
frequency by varying rx4. 
 
Fig. 14. Simulation results of the proposed active-only 
integrator for two capacitive multiplication parameter, 
Kc = 1 and Kc = 20 (  ideal,  simulated). 
 
 
(a) 
 
(b) 
Fig. 15.  Simulation results of the proposed active-only 
integrator for different values of a) the capacitance 
multiplication factor, Kc , b) biasing current, I0. 
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Fig. 16. The real active- only two-integrator loop filter (for the 
sake of simplicity, the negative half of the fully-
differential circuit is not shown). 
Using the same settings as those used for the real 
active-only integrator in Ssection 3.1, the overall filter is 
simulated in AMS 0.35 μm CMOS process. With this 
design and setting Kc = 1, the filter pole frequency becomes 
37 MHz, with Q = 1.  
In order to verify the tunability of the filter over a wide 
frequency range, the circuit is simulated by changing the 
capacitor multiplication factor, Kc, from 1 to 20. As seen 
from the corresponding normalized magnitude charac-
teristics in Fig. 17a, the circuit operates properly even if the 
center frequency is as low as 1.8 MHz, when Kc is 20. Note 
that for the classical integrator in Fig. 1 and with the same 
biasing conditions, an integration frequency value of 
1.8 MHz requires a capacitor of 40 pF, which is an 
impractical value in today’s IC technology.  
We have also simulated the filter for different values 
of the biasing currents of CCCIIs, I0 but keeping the value 
of Kc constant. The simulation results are shown in 
Fig. 17b where it can be seen that the center frequency of 
the bandpass filter can be electronically controllable from 
37 MHz to 80 MHz. These results show that the bandpass 
filter has an electronic tuning range of approximately half 
a decade. 
For the sake of completeness, we have provided phase 
responses for the bandpass filter in Fig. 18. The results are 
obtained for constant biasing current values, but with two 
different capacitance multiplication values, Kc = 5 and 
Kc = 10. Note that both the limited attenuation for the 
magnitude responses in Fig. 17a and the discrepancies for 
the phase responses in Fig. 18 appearing at low frequencies 
are attributed to the finite z-terminal resistance of the 
CCCIIs. Due to this, for large values of Kc , that is for low 
values of the center frequency, the operation frequency 
range of the filter is limited. However, this issue can be 
coped with by replacing output current mirrors of the 
CCCIIs (see Fig.4b) with those exhibiting larger output 
impedances, such as cascode current mirrors [15].  
 
 
(a) 
 
(b) 
Fig. 17. Bandpass filter output of the real active only filter, 
a) for different capacitor multiplication factor, Kc 
(@I0=5 A). b) for different values of the biasing 
current, I0(@Kc=1). 
 
Fig. 18. Phase response of bandpass filter outputs for dif- 
ferent capacitor multiplication factor, Kc (@I0 = 5 A). 
(  ideal,  simulation). 
Since the integration frequency and the center 
frequency of the proposed filter depend on the value of 
a parasitic capacitor, we have studied random deviations of 
the integration frequency of the active-only integrator due 
to the process variations. For this purpose, we have applied 
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Monte-Carlo simulations of the circuit with the same filter 
parameters that resulted in the AC characteristic in Fig. 16 
for I0 = 10 A. The simulations were repeated 100 times 
and the variation of the center frequency is measured at 
each simulation. The histogram of the center frequency, 
whose nominal value is 40 MHz is given in Fig. 19. These 
simulations revealed a standard deviation of 6 % in the 
center frequency. 
Finally, in order to show the proper operation of the 
filter, we have given some sample transient signals at the 
bandpass output as well as at the filter input in Fig. 20. The 
filter parameters were those that resulted in the AC charac-
teristic in Fig. 16 for I0 = 10 A. The input signal frequency 
was 32.5 MHz, where AC gain at this frequency in Fig. 16 
was -2.5 dB. 
 
Fig. 19. Monte-Carlo simulation results showing the deviation 
in the standard deviations of the bandpass filter center 
frequencies (The filter parameters are the same as 
those used to derive Fig. 16). 
 
Fig. 20. Transient responses of the bandpass filter. The filter 
parameters are the same as those used to derive Fig. 16 
(  input signal,  bandpass output). 
5.  Conclusion 
A real active-only integrator composed of current 
conveyors and a buffered voltage divider is proposed. 
Owing to the use of an embedded capacitance multiplier, 
the circuit offers very wide tuning range. It is seen that the 
use of the proposed integrator to implement a filter without 
any external capacitor allows the realization of a pole-
frequency value as low as 1.8 MHz. It is also concluded 
from filter simulation results that the tuning range of the 
considered filter is well over one decade.  
Recently, some active only filters and/or filter basic 
building blocks, integrators, differentiators are presented 
[16]-[19]. While some of these circuits realize the required 
poles/zeros using the compensation capacitor of an opamp 
which is actually an external capacitor, to the authors’ best 
knowledge, none of these filters employs a capacitive 
multiplication technique, which helps keeping the chip area 
significantly small.  
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